

Low-Power, 1.62V to 3.63V, 1:2 Inverting Fanout Buffer IC


Features

- Two LVCMOS Outputs
- Input/Output Frequency: 1 MHz to 150 MHz
- Supports LVCMOS or Sine-Wave Input Clock
- Extremely Low Additive Jitter
- 8 mA Output Drive Strength
- Low Current Consumption
- Single 1.8V, 2.5V, or 3.3V $\pm 10\%$ Power Supply
- Operating Temperature Range:
 - 0°C to +70°C (Commercial)
 - -40°C to +85°C (Industrial)
- Available in 6-Lead UDFN
 - Green/RoHS-Compliant Package


General Description

The PL133-27 is an advanced inverting fanout buffer design for high performance, low-power, small form-factor applications. The PL133-27 accepts a reference clock input of 1 MHz to 150 MHz and produces two outputs of the same frequency. Reference clock inputs may be LVCMOS or sine-wave signals (the inputs are internally AC-coupled). PL133-27 is designed to fit in a small 2 mm $\times$ 1.3 mm $\times$ 0.6 mm 6-lead UDFN package and offers the best phase noise, jitter performance, and lowest power consumption of any comparable IC.

Package Type



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage Range (V_{DD})	–0.5V to +4.6V
Input Voltage Range (V_{IN})	–0.5V to $V_{DD}+0.5V$
Output Voltage Range (V_{OUT})	–0.5V to $V_{DD}+0.5V$

† **Notice:** Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. Parts are tested to commercial grade only.

AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input Frequency	f_{IN}	1	—	150	MHz	@ $V_{DD} = 2.5V$ and $3.3V$
		1	—	65		@ $V_{DD} = 1.8V$
Input Signal Amplitude	—	0.8	—	V_{DD}	V_{PP}	Internally AC-coupled
Output Rise Time	t_r	—	2	3	ns	15 pF Load, 10/90% V_{DD} , 3.3V
Output Fall Time	t_f	—	2	3	ns	15 pF Load, 90/10% V_{DD} , 3.3V
Output-to-Output Skew	—	—	—	500	ps	—
Duty Cycle	—	45	50	55	%	Input duty cycle is 50%

DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Supply Current, Dynamic	I_{DD}	—	1.8	—	mA	$V_{DD} = 3.3V$, 25 MHz, No Load
		—	1.3	—		$V_{DD} = 2.5V$, 25 MHz, No Load
		—	0.8	—		$V_{DD} = 1.8V$, 25 MHz, No Load
Operating Voltage	V_{DD}	1.62	—	3.63	V	—
Output Low Voltage	V_{OL}	—	—	0.4	V	$I_{OL} = +4$ mA, $V_{DD} = 3.3V$
Output High Voltage	V_{OH}	2.4	—	—	V	$I_{OL} = -4$ mA, $V_{DD} = 3.3V$
Output Current	I_{OSD}	8	—	—	mA	$V_{OL} = 0.4V$, $V_{OH} = 2.4V$, $V_{DD} = 3.3V$

TEMPERATURE SPECIFICATIONS

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Ambient Operating Temperature	T_A	–40	—	+85	°C	—
Storage Temperature	T_S	–65	—	+150	°C	—

2.0 NOISE CHARACTERISTICS




FIGURE 2-1: PL133-27 Additive Phase Jitter. $V_{DD} = 3.3V$, CLK = 26 MHz, Integration Range: 12 kHz to 5 MHz, 0.127 ps Typical.

TABLE 2-1: NOISE CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Additive Phase Jitter		—	130	—	fs	$V_{DD} = 3.3V$, Frequency = 26 MHz Offset = 12 kHz ~ 5 MHz
		—	150	—		$V_{DD} = 3.3V$, Frequency = 100 MHz Offset = 12 kHz ~ 20 MHz

When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. To quantify the noise addition in the buffer we compare the Phase Jitter numbers from the input and the output. The difference is called Additive Phase Jitter. The formula for the Additive Phase Jitter is as follows:

EQUATION 2-1:

$$\text{Additive Phase Jitter} = \sqrt{\text{Output Phase Jitter}^2 - \text{Input Phase Jitter}^2}$$

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 3-1](#).

TABLE 3-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Pin Type	Description
1	FIN	I	Reference clock input.
2	CLK1	O	Clock output (inverted).
3	GND	P	Ground connection.
4	CLK0	O	Clock output (inverted).
5	VDD	P	V _{DD} connection.
6	OE	I	Output enable input.

3.1 Layout Recommendations

The following guidelines are to assist you with a performance-optimized PCB design.

3.1.1 SIGNAL INTEGRITY AND TERMINATION CONSIDERATIONS

- Keep traces short.
- Trace = Inductor. With a capacitive load this equals ringing.
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as “striplines” or “microstrips” with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

3.1.2 DECOUPLING AND POWER SUPPLY CONSIDERATIONS

- Place decoupling capacitors as close as possible to the VDD pin to limit noise from the power supply.
- Multiple VDD pins should be decoupled separately for best performance.
- The addition of a ferrite bead in series with VDD can help prevent noise from other board sources.
- The value of decoupling capacitor is frequency dependent. Typical values to use are 0.1 μ F for designs using crystals <50 MHz and 0.01 μ F for designs using crystals >50 MHz.





FIGURE 3-1: Typical CMOS Termination.


4.0 PACKAGING INFORMATION

4.1 Package Marking Information

6-Lead UDFN*




Example



Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (_) and/or Overbar (¯) symbol may not be to scale.	


PL133-27

6-Lead 2.0 mm × 1.3 mm Thin Dual Flat, No Lead Package [HXA] UDFN Package Outline Drawing and Recommended Land Pattern



Microchip Technology Drawing C04-01245 Rev D Sheet 1 of 2

6-Lead 2.0 mm × 1.3 mm Thin Dual Flat, No Lead Package [HXA] UDFN Package Outline Drawing and Recommended Land Pattern




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	6		
Pitch	e	0.40 BSC		
Overall Height	A	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Length	D	1.30 BSC		
Exposed Pad Length	D2	0.75	0.80	0.85
Overall Width	E	2.00 BSC		
Exposed Pad Width	E2	0.95	1.00	1.05
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.20	0.25	0.30
Exposed Pad Index Chamfer	CH	0.20 REF		
Terminal-to-Exposed-Pad	K	0.25 REF		

Notes:

1. The Pin 1 visual index feature may vary, but it must be located within the hatched area.
2. The package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. The theoretically exact value is shown without tolerances.
 REF: Reference Dimension, usually without tolerance, is for information purposes only.

Microchip Technology Drawing C04-01245 Rev D Sheet 2 of 2

6-Lead 2.0 mm × 1.3 mm Thin Dual Flat, No Lead Package [HXA] UDFN Package Outline Drawing and Recommended Land Pattern



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	X2			0.90
Optional Center Pad Length	Y2			1.10
Contact Pad Spacing	C		2.10	
Contact Pad Width (Xnn)	X1			0.20
Contact Pad Length (Xnn)	Y1			0.60
Contact Pad to Center Pad (Xnn)	G1	0.20		
Contact Pad to Contact Pad (Xnn)	G2	0.20		
Thermal Via Diameter	V		0.33	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. The theoretically exact value is shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during the reflow process.

Microchip Technology Drawing C04-03245 Rev D

APPENDIX A: REVISION HISTORY

Revision A (October 2020)

- Converted Micrel document PL133-27 to Microchip data sheet DS20006429B.
- Minor text changes throughout.

Revision B (February 2026)

- Updated package outline drawings to latest revision.
- Updated document back matter.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>Part No.</u>	<u>X</u>	<u>X</u>	<u>-X</u>
Device	Package	Temp. Range	Packing
Device: PL133-27: Low-Power, 1.62V to 3.63V, 1:2 Fanout Buffer IC Package: G = 6-Lead 2 mm x 1.3 mm UDFN Temperature Range: C = 0°C to +70°C (NiPdAu Lead-Free) I = -40° to +85°C (NiPdAu Lead-Free) Tape and Reel: <blank>= 20/Bag R = 3,000/Reel			
Examples: a) PL133-27GC: 6-Lead UDFN, 0°C to +70°C Temperature Range, 20/Bag b) PL133-27GI: 6-Lead UDFN, -40° to +85°C Temperature Range, 20/Bag c) PL133-27GC-R: 6-Lead UDFN, 0°C to +70°C Temperature Range, 3,000/Reel d) PL133-27GI-R: 6-Lead UDFN, -40° to +85°C Temperature Range, 3,000/Reel Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.			

NOTES:

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2849-8

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.