

8-Channel, Low-Charge-Injection, High-Voltage Analog Switch with Bleed Resistors

Features

- 10 μ A Maximum Quiescent Power Dissipation
- 22 Ω Typical Output On-resistance
- Integrated Bleed Resistors on the Outputs
- Low Parasitic Capacitance
- DC to 50 MHz Small Signal Frequency Response
- -60 dB Typical Off-isolation at 5 MHz
- CMOS Logic Circuitry for Low Power
- Excellent Noise Immunity
- On-chip Shift Register, Latch and Clear Logic Circuitry
- Flexible High-voltage Supplies

Applications

- Medical Ultrasound Imaging
- Piezoelectric Transducer Drivers


General Description

The HV232 is an 8-channel, low-charge-injection, high-voltage, analog switch integrated circuit (IC) with bleed resistors. This device can be used in applications requiring high-voltage switching controlled by low-voltage control signals, such as ultrasound imaging and printers. The bleed resistors eliminate voltage built up on capacitive loads, such as piezoelectric transducers. Input data is shifted into an 8-bit Shift register which can be retained in an 8-bit latch. To reduce any possible clock feed-through noise, latch enable ($\overline{LE}$) should be left high until all bits are clocked in. This switch combines high-voltage bilateral DMOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.


The HV232 is suitable for various combinations of high-voltage supplies, e.g., V_{PP}/V_{NN} : +40V/-160V and +100V/-100V, and +160V/-40V.

Package Types

48-lead LQFP
(Top view)




28-lead PLCC
(Top view)



See [Table 2-1](#) and [Table 2-2](#) for pin information.

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

Logic Power Supply Voltage, V_{DD}	-0.5V to +15V
Supply Voltage, $V_{PP}-V_{NN}$	220V
High-Voltage Positive Supply, V_{PP}	-0.5V to $V_{NN}+200V$
High-Voltage Negative Supply, V_{NN}	+0.5V to -200V
Logic Input Voltage	-0.5V to $V_{DD}+0.3V$
Analog Signal Range, V_{SIG}	V_{NN} to V_{PP}
Peak Analog Signal Current/Channel	3A
Storage Temperature, T_S	-65°C to 150°C
Power Dissipation:	
48-lead LQFP	1W
28-lead PLCC	1.2W

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Logic Power Supply Voltage	V_{DD}	4.5	—	13.2	V	Note 1, Note 3
High-Voltage Positive Supply	V_{PP}	40	—	160	V	Note 1, Note 3, Note 4
High-Voltage Negative Supply	V_{NN}	-160	—	-40	V	Note 1, Note 3, Note 4
High-Level Input Voltage	V_{IH}	$V_{DD}-1V$	—	V_{DD}	V	
Low-Level Input Voltage	V_{IL}	0	—	1	V	
Analog Signal Voltage Peak-to-Peak	V_{SIG}	$V_{NN}+10V$	—	$V_{PP}-10V$	V	Note 2
Operating Ambient Temperature	T_A	0	—	70	°C	

Note 1: Power-up/down sequence is arbitrary except GND must be powered up first and powered down last.

2: V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power-up/down transition.

3: Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1 millisecond.

4: $V_{PP} - V_{NN} \leq 200V$

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.											
Parameter	Sym.	0°C			+25°C		+70°C		Unit	Conditions	
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.			
Small Signal Switch On-Resistance	R _{ONS}	—	30	—	26	38	—	48	Ω	I _{SIG} = 5 mA	V _{PP} = +40V
		—	25	—	22	27	—	32		I _{SIG} = 200 mA	V _{NN} = -160V
		—	25	—	22	27	—	30		I _{SIG} = 5 mA	V _{PP} = +100V
		—	18	—	18	24	—	27		I _{SIG} = 200 mA	V _{NN} = -100V
		—	23	—	20	25	—	30		I _{SIG} = 5 mA	V _{PP} = +160V
		—	22	—	16	25	—	27		I _{SIG} = 200 mA	V _{NN} = -40V
		—	22	—	16	25	—	27		I _{SIG} = 200 mA	V _{NN} = -40V
Small Signal Switch On-Resistance Matching	ΔR _{ONS}	—	20	—	5	20	—	20	%	I _{SIG} = 5 mA, V _{PP} = +100V, V _{NN} = -100V	
Large Signal Switch On-Resistance	R _{ONL}	—	—	—	15	—	—	—	Ω	V _{SIG} = V _{PP} -10V, I _{SIG} = 1A	
Output Switch Shunt Resistance	R _{INT}	—	—	20	35	50	—	—	kΩ	Output switch to R _{GND} I _{RINT} = 0.5 mA	
Switch-Off Leakage per Switch	I _{SOL}	—	5	—	1	10	—	15	μA	V _{SIG} = V _{PP} -10V	
DC Offset Switch Off	V _{OS}	—	300	—	100	300	—	300	mV	No load	
DC Offset Switch On		—	500	—	100	500	—	500	mV	No load	
V _{PP} Supply Quiescent Current	I _{PPQ}	—	—	—	10	50	—	—	μA	All switches off	
V _{NN} Supply Quiescent Current	I _{NNQ}	—	—	—	-10	-50	—	—	μA	All switches off	
V _{PP} Supply Quiescent Current	I _{PPQ}	—	—	—	10	50	—	—	μA	All switches on, I _{SW} = 5 mA	
V _{NN} Supply Quiescent Current	I _{NNQ}	—	—	—	-10	-50	—	—	μA	All switches on, I _{SW} = 5 mA	
Switch Output Peak Current	I _{SW}	—	3	—	3	2	—	2	A	V _{SIG} duty cycle < 0.1%	
Output Switching Frequency	f _{SW}	—	—	—	—	50	—	—	kHz	Duty cycle = 50%	
Average V _{PP} Supply Current	I _{PP}	—	6.5	—	—	7	—	8	mA	V _{PP} = +40V V _{NN} = -160V	All output switches turn on and off at 50 kHz with no load.
		—	4	—	—	5	—	5.5		V _{PP} = +100V V _{NN} = -100V	
		—	4	—	—	5	—	5.5		V _{PP} = +160V V _{NN} = -40V	
Average V _{NN} Supply Current	I _{NN}	—	6.5	—	—	7	—	8	mA	V _{PP} = +40V V _{NN} = -160V	All output switches turn on and off at 50 kHz with no load.
		—	4	—	—	5	—	5.5		V _{PP} = +100V V _{NN} = -100V	
		—	4	—	—	5	—	5.5		V _{PP} = +160V V _{NN} = -40V	
Logic Supply Average Current	I _{DD}	—	4	—	—	4	—	4	mA	f _{CLK} = 5 MHz, V _{DD} = 5V	
Logic Supply Quiescent Current	I _{DDQ}	—	10	—	—	10	—	10	μA	All logic inputs are static	

DC ELECTRICAL CHARACTERISTICS (CONTINUED)**Electrical Specifications:** Unless otherwise specified, all values are over operating conditions.

Parameter	Sym.	0°C			+25°C		+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Data Out Source Current	I _{SOR}	0.45	—	0.45	0.7	—	0.4	—	mA	V _{OUT} = V _{DD} –0.7V
Data Out Sink Current	I _{SINK}	0.45	—	0.45	0.7	—	0.4	—	mA	V _{OUT} = 0.7V
Logic Input Capacitance	C _{IN}	—	10	—	—	10	—	10	pF	

AC ELECTRICAL CHARACTERISTICS**Electrical Specifications:** Unless otherwise specified, all values are over operating conditions.

Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Set-Up Time before $\overline{\text{LE}}$ Rises	t _{SD}	150	—	150	—	—	150	—	ns	
Time Width of $\overline{\text{LE}}$	t _{WLE}	150	—	150	—	—	150	—	ns	
Clock Delay Time to Data Out	t _{DO}	55	150	60	—	150	70	150	ns	
Time Width of CLR	t _{WCL}	150	—	150	—	—	150	—	ns	
Set-Up Time Data to Clock	t _{SU}	15	—	15	8	—	20	—	ns	
Hold Time Data from Clock	t _H	35	—	35	—	—	35	—	ns	
Clock Frequency	f _{CLK}	—	5	—	—	5	—	5	MHz	50% duty cycle, f _{DATA} = f _{CLK} /2
Clock Rise and Fall Times	t _r , t _f	—	50	—	—	50	—	50	ns	
Turn-On Time	t _{ON}	—	5	—	—	5	—	5	μs	V _{SIG} = V _{PP} –10V, R _{LOAD} = 10 kΩ
Turn-Off Time	t _{OFF}	—	5	—	—	5	—	5	μs	V _{SIG} = V _{PP} –10V, R _{LOAD} = 10 kΩ
Maximun V _{SIG} Slew Rate	dv/dt	—	20	—	—	20	—	20	V/ns	V _{PP} = +160V, V _{NN} = -40V
		—	20	—	—	20	—	20		V _{PP} = +100V, V _{NN} = -100V
		—	20	—	—	20	—	20		V _{PP} = +40V, V _{NN} = -160V
Off Isolation	K _O	-30	—	-30	-33	—	-30	—	dB	f = 5 MHz, 1 kΩ//15 pF load
		-58	—	-58	—	—	-58	—		f = 5 MHz, 50Ω load
Switch Crosstalk	K _{CR}	-60	—	-60	-70	—	-60	—	dB	f = 5 MHz, 50Ω load
Output Switch Isolation Diode Current	I _{ID}	—	300	—	—	300	—	300	mA	300 ns pulse width, 2% duty cycle
Off Capacitance SW to GND	C _{SG(OFF)}	5	17	5	12	17	5	17	pF	0V, f = 1 MHz
On Capacitance SW to GND	C _{SG(ON)}	25	50	25	38	50	25	50	pF	0V, f = 1 MHz


AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all values are over operating conditions.										
Parameter	Sym.	0°C		+25°C			+70°C		Unit	Conditions
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Output Voltage Spike	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +40V, V _{NN} = -160V, R _{LOAD} = 50Ω
	-V _{SPK}	—	—	—	—	150	—	—		
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +100V, V _{NN} = -100V, R _{LOAD} = 50Ω
	-V _{SPK}	—	—	—	—	150	—	—		
	+V _{SPK}	—	—	—	—	150	—	—	mV	V _{PP} = +160V, V _{NN} = -40V, R _{LOAD} = 50Ω
	-V _{SPK}	—	—	—	—	150	—	—		

TEMPERATURE SPECIFICATIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TEMPERATURE RANGE						
Operating Ambient Temperature	T _A	0	—	70	°C	
Storage Temperature	T _S	-65	—	+150	°C	
PACKAGE THERMAL RESISTANCE						
48-lead LQFP	θ _{JA}	—	41	—	°C/W	
28-lead PLCC	θ _{JA}	—	33	—	°C/W	

Timing Waveforms



TRUTH FUNCTION TABLE

Data in 8-Bit Shift Register								$\overline{\text{LE}}$	CLR	Output Switch State							
D0	D1	D2	D3	D4	D5	D6	D7			SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	Hold Previous State							
X	X	X	X	X	X	X	X	X	H	All Switches Off							

- Note 1:** The eight switches operate independently.
- 2:** Serial data is clocked in on the L to H transition clock.
- 3:** The switches go to a state retaining their present condition at the rising edge of $\overline{\text{LE}}$.
- 4:** When $\overline{\text{LE}}$ is low, the Shift register data flow through the latch.
- 5:** D_{OUT} is high when data in the Shift register 7 is high.
- 6:** Shift register clocking has no effect on the switch states if $\overline{\text{LE}}$ is high.
- 7:** The CLR clear input overrides all other inputs.

2.0 PIN DESCRIPTION

The description of pins in HV232 48-lead LQFP and 28-lead PLCC are listed in [Table 2-1](#) and [Table 2-2](#), respectively. Refer to [Package Types](#) for the location of pins.

TABLE 2-1: 48-LEAD LQFP PIN FUNCTION TABLE

Pin Number	Pin Name	Description
1	SW5B	SW terminal of analog switch 5B
2	NC	No connection
3	SW4A	SW terminal of analog switch 4A
4	NC	No connection
5	SW4B	SW terminal of analog switch 4B
6	NC	No connection
7	NC	No connection
8	SW3A	SW terminal of analog switch 3A
9	NC	No connection
10	SW3B	SW terminal of analog switch 3B
11	NC	No connection
12	SW2A	SW terminal of analog switch 2A
13	NC	No connection
14	SW2B	SW terminal of analog switch 2B
15	NC	No connection
16	SW1A	SW terminal of analog switch 1A
17	NC	No connection
18	SW1B	SW terminal of analog switch 1B
19	NC	No connection
20	SW0A	SW terminal of analog switch 0A
21	NC	No connection
22	SW0B	SW terminal of analog switch 0B
23	NC	No connection
24	VPP	High-voltage positive supply
25	VNN	High-voltage negative supply
26	NC	No connection
27	RGND	Ground for bleed resistor
28	GND	Ground
29	VDD	Logic supply voltage
30	NC	No connection
31	NC	No connection
32	NC	No connection
33	DIN	Data in logic input
34	CLK	Clock logic input for shift registers
35	$\overline{\text{LE}}$	Latch enable logic input, low active
36	CLR	Latch clear logic input

TABLE 2-1: 48-LEAD LQFP PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Description
37	DOUT	Data out logic output
38	NC	No connection
39	SW7A	SW terminal of analog switch 7A
40	NC	No connection
41	SW7B	SW terminal of analog switch 7B
42	NC	No connection
43	SW6A	SW terminal of analog switch 6A
44	NC	No connection
45	SW6B	SW terminal of analog switch 6B
46	NC	No connection
47	SW5A	SW terminal of analog switch 5A
48	NC	No connection

TABLE 2-2: 28-LEAD PLCC PIN FUNCTION TABLE

Pin Number	Pin Name	Description
1	SW3A	SW terminal of analog switch 3A
2	SW3B	SW terminal of analog switch 3B
3	SW2A	SW terminal of analog switch 2A
4	SW2B	SW terminal of analog switch 2B
5	SW1A	SW terminal of analog switch 1A
6	SW1B	SW terminal of analog switch 1B
7	SW0A	SW terminal of analog switch 0A
8	SW0B	SW terminal of analog switch 0B
9	NC	No connection
10	VPP	High-voltage positive supply
11	RGND	Ground for bleed resistor
12	VNN	High-voltage negative supply
13	GND	Ground
14	VDD	Logic supply voltage
15	NC	No connection
16	DIN	Data in logic input
17	CLK	Clock logic input for shift registers
18	$\overline{\text{LE}}$	Latch enable logic input, low active
19	CLR	Latch clear logic input
20	DOUT	Data out logic output
21	SW7A	SW terminal of analog switch 7A
22	SW7B	SW terminal of analog switch 7B
23	SW6A	SW terminal of analog switch 6A
24	SW6B	SW terminal of analog switch 6B
25	SW5A	SW terminal of analog switch 5A
26	SW5B	SW terminal of analog switch 5B
27	SW4A	SW terminal of analog switch 4A
28	SW4B	SW terminal of analog switch 4B

3.0 FUNCTIONAL DESCRIPTION

3.1 Test Circuits

Figure 3-1 to Figure 3-8 show the test circuits for HV232.




FIGURE 3-1: Switch Off Leakage.




FIGURE 3-4: Off Isolation.




FIGURE 3-2: DC Offset On/Off.




FIGURE 3-5: Isolation Diode Current.




FIGURE 3-3: T_{ON}/T_{OFF} Test Circuit.




FIGURE 3-6: Crosstalk.




FIGURE 3-7: Charge Injection.





FIGURE 3-8: Output Voltage Spike.

4.0 PACKAGE MARKING INFORMATION

4.1 Package Marking Information




Legend:	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

48-Lead Low-profile Plastic Quad Flat Pack Package (R8) -7x7 mm Body [LQFP] Supertex Legacy Package


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-278 Rev A Sheet 1 of 2

48-Lead Low-profile Plastic Quad Flat Pack Package (R8) -7x7 mm Body [LQFP] Supertex Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Leads	N	48		
Lead Pitch	e	0.50 BSC		
Overall Height	A	1.40	1.50	1.60
Standoff	A1	0.05	0.10	0.15
Molded Package Thickness	A2	1.35	1.40	1.45
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	θ	0°	3.5°	7°
Overall Width	E	9.00 BSC		
Overall Length	D	9.00 BSC		
Molded Package Width	E1	7.00 BSC		
Molded Package Length	D1	7.00 BSC		
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-278 Rev A Sheet 2 of 2

48-Lead Low-profile Plastic Quad Flat Pack Package (R8) -7x7 mm Body [LQFP]
Supertex Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		8.40	
Contact Pad Spacing	C2		8.40	
Contact Pad Width (X48)	X1			0.30
Contact Pad Length (X48)	Y1			1.50
Contact Pad to Contact Pad (X44)	G	0.20		

- Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2278 Rev A

28-Lead Plastic Leaded Chip Carrier (L4X) - Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-026-L4X Rev D Sheet 1 of 2

© 2023 Microchip Technology Inc.

28-Lead Plastic Leaded Chip Carrier (L4X) - Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		INCHES			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	N	28			28		
Pitch	e	.050			1.27		
Overall Height	A	.165	.172	.180	4.19	4.37	4.57
Contact Height	A1	.090	.105	.120	2.29	2.67	3.05
Molded Package to Contact	A2	.062	-	.083	1.57	-	2.11
Standoff §	A3	.020	-	-	0.51	-	-
Corner Chamfer	CH1	.042	-	.048	1.07	-	1.22
Chamfers	CH2	-	-	.020	-	-	0.51
Side Chamfer	CH3	.042	-	.056	1.07	-	1.42
Overall Width	E	.485	.490	.495	12.32	12.45	12.57
Overall Length	D	.485	.490	.495	12.32	12.45	12.57
Molded Package Width	E1	.450	.453	.456	11.43	11.51	11.58
Molded Package Length	D1	.450	.453	.456	11.43	11.51	11.58
Footprint Width	E2	.382	.410	.438	9.70	10.41	11.13
Footprint Length	D2	.382	.410	.438	9.70	10.41	11.13
Lead Thickness	c	.0075	-	.0125	0.19	-	0.32
Upper Lead Width	b1	.025	-	.032	0.64	-	0.81
Lower Lead Width	b	.013	-	.021	0.33	-	0.53

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-026-L4X Rev D Sheet 2 of 2

28-Lead Plastic Leaded Chip Carrier (L4X) - Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	INCHES			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Contact Pitch	E		.050 BSC			1.27 BSC	
Contact Pad Spacing	C1		.425			10.80	
Contact Pad Spacing	C2		.425			10.80	
Contact Pad Width (X28)	X1			.026			0.66
Contact Pad Length (X28)	Y1			.100			2.54
Contact Pad to Center Pad (X24)	G	.008			0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2026-L4X Rev D

APPENDIX A: REVISION HISTORY

Revision B (January 2026)

- Added the Obsolete Device label on the first page.

Revision A (May 2024)

- Converted Supertex Doc # DSFP-HV232 to Microchip DS20005820A
- Removed “HVC MOS[®] Technology for high performance” in the Features section
- Changed the package marking format
- Removed the 48-lead LQFP M931 and 28-lead PLCC M904 media types to align packaging specifications with the actual BQM
- Made minor changes throughout the document

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	<u>XX</u>	-	<u>X</u>	-	<u>X</u>
Device	Package Options		Environmental		Media Type
Device:	HV232	=	8-Channel, Low-Charge-Injection, High-Voltage Analog Switch with Bleed Resistors		
Packages:	FG	=	48-lead LQFP		
	PJ	=	28-lead PLCC		
Environmental:	G	=	Lead (Pb)-free/RoHS-compliant Package		
Media Types:	(blank)	=	250/Tray for an FG Package		
	(blank)	=	38/Tube for a PJ Package		

Examples:

- a) HV232FG-G: 8-Channel, Low-Charge-Injection, High-Voltage Analog Switch with Bleed Resistors, 48-lead LQFP, 250/Tray
- b) HV232PJ-G: 8-Channel, Low-Charge-Injection, High-Voltage Analog Switch with Bleed Resistors, 28-lead PLCC, 38/Tube

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2662-3

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.